bullet Sensors & Transducers Journal

    (ISSN 1726- 5479)

205.767

2008 e-Impact Factor

25 Top Downloaded Articles

Best Selling Articles 2012

Journal Subscription 2013

Editorial Calendar 2013

Submit an Article

Editorial Board

Current Issue

S&T journal's cover

Sensors & Transducers Journal 2011

Sensors & Transducers Journal 2010

Sensors & Transducers Journal 2009

Sensors & Transducers Journal 2008

Sensors & Transducers Journal 2007

2000-2002 S&T e-Digest Contents

2003 S&T e-Digest Contents

2004 S&T e-Digest Contents

2005 S&T e-Digest Contents

2006 S&T e-Digest Contents

 

Best Articles 2011

 

 

 

Vol. 22, Special Issue, June 2013, pp. 29-35

 

Bullet

 

A High Precision and Low Power Digital Synchronous Clock for Sensor Network
 
1 Jie Wu, 1 Liefeng Liu, 1 Jie Zhang, 1 Zhao Han, 1 Kaiyun Tian, 1 Juan Dong, 2 Yichao Ma

1 Department of Modern Physics, University of Science and Technology of China, Hefei, Anhui, 230026, China

2 College of Electrical and Information Engineering, Shaanxi University of Science and Technology, Xi'an, Shaanxi, 710021, China

Tel.: +86 (551) 63606496, fax: +86 (551) 63603432

E-mail: wujie@ustc.edu.cn

 

Received: 15 April 2013   /Accepted: 20 June 2013   /Published: 28 June 2013

Digital Sensors and Sensor Sysstems

 

Abstract: The applications envisioned for sensor networks require collaborative execution of a distributed task amongst a large set of sensor nodes. This is realized by exchanging messages that are time-stamped using the local clocks on the nodes. Therefore, time synchronization becomes an indispensable piece of infrastructure in such systems. We propose a design of synchronous clock using digital tune method. It combines the factor of traditional way of network time protocol (NTP) and clock data recovery (CDR) to generate a low power and high precision synchronous clock between nodes. It uses DAC and voltage-controlled oscillator (VCXO) to act as local variable clock source, and by exchanging sync frames it measures the transfer propagation and time offset of two nodes. With this information, a fast convergence algorithm like successive approximation makes the clocks match well fast. A digital synchronous clock (DSC) eliminates the need of continually communication between two devices, which is used in CDR, and shows much more accuracy synchronization than NTP. When the DSC is in fine tune state, only low overhead communications are needed to maintain the synchronization of the clocks. The results shows that DSC can make the frequency difference of two clocks reduce to as low as 0.1 ppm. Compare to the accuracy of normal crystal (50 ppm), it is 5102 better. While it is used to generate a synchronous pulse, the synchronization error of the pulse is better than 180 ns (3s, the alarm time is about one second).

 

Keywords: Digital clock, Distributed clock, Low power, Sensor network, Synchronization.

 

Acrobat reader logo Click <here> or title of paper to download the full pages article in pdf format

 

 

Read more about Wireless Sensor Networks

 

 

 

 

 


1999 - 2018 Copyright , International Frequency Sensor Association (IFSA). All Rights Reserved.


Home - News - Links - Archives - Tools - Voltage-to-Frequency Converters - Standardization - Patents - Marketplace - Projects - Wish List - e-Shop - Sensor Jobs - Membership - Videos - Publishing - Site Map - Subscribe - Search

 Members Area -Sensors Portal -Training Courses - S&T Digest - For advertisers - Bookstore - Forums - Polls - Submit Press Release - Submit White Paper - Testimonies - Twitter - Facebook - LinkedIn